Low Impenetrable Packed Fused Floating Point FFT With Area Optimization
نویسندگان
چکیده
This project presents implementation of a pipelined complex fused FFT processor for multipurpose applications . In this project, both radix-2 and radix-4 floating point butterflies are implemented with more efficiency and with the two fused floating-point operations. Reusability is the main concern in this project. By using fusing concept common required components are shared by different operations. Both discrete and fused radix processors are implemented; compared in regarded with area wise.
منابع مشابه
ASIC Design of Butterfly Unit Based on Non-Redundant and Redundant Algorithm
Fast Fourier Transform (FFT) processors employed with pipeline architecture consist of series of Processing Elements (PE) or Butterfly Units (BU). BU or PE of FFT performs multiplication and addition on complex numbers. This paper proposes a single BU to compute radix-2, 8 point FFT in the time domain as well as frequency domain by replacing a series of PEs. This BU comprises of fused floating ...
متن کاملFused Floating Point Arithmetic Unit for Radix 2 FFT Implementation
This paper describes the design and implementation of user defined fused floating-point arithmetic operations that can be used to implement Radix 2 butterfly Fast Fourier Transform (FFT) for complex numbers used in Digital Signal Processing (DSPC) processors. This paper reports the comparison of area, delay and power of fused floating point modules as compared to discrete floating point with re...
متن کاملImproved Architectures for Fused Floating Point Add-Subtract Unit
The fused floating point add-subtract unit is useful for digital signal processing (DSP) applications Such as fast Fourier transform (FFT) & discrete cosine transform (DCT) butterfly operations. To improve the performance of fused floating point addsubtract unit, a dual path algorithm& pipelining algorithms are useful .The designs are implemented for both single and double precision. The fused ...
متن کاملPaper Title Low Cost and Low Power Floating-point Fused Multiply-Add Unit Design with Proxy Bits and Weighted 2-Level Booth Encoding
With the appearance of high performance mobile devices, low cost and low power consumption have become important issues in high performance processors. To meet the needs, low cost and low power floating-point fused multiply-add unit is proposed in this paper. According to the area and power consumption analysis, the multiplication part in fused multiplyadd operation accounted for most power con...
متن کاملFloating point implementation of an FFT block – optimization issues
The IEEE 754 Floating point standard [1] specifies a simple (32 bits) and double precision (64 bits). For the FFT block in a DSL modem (DMT based), even 32 bits proves to be too much, and a custom number of bits can be used. This in turn will lead to savings in area and power on the ASIC implementation. Several techniques were considered for reducing the number of bits.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013